A prototype pulser, which incorporates thirty-two 1 kV Field-Effect Transistor (FET) modules, has been built and tested at TRIUMF. The pulser has been developed for application in a scheme for pulsed extraction from the TRIUMF 500 MeV cyclotron. Deflection of the beam will be provided by an electric field between a set of 1 m long deflector plates. The pulser generates a continuous, unipolar, pulse train at a fundamental frequency of approximately 1 MHz and a magnitude of 10 kV. The pulses have 38 ns rise and fall times and are stored on a low-loss coaxial cable which interconnects the pulse generator and the deflector plates. The circuit performance was evaluated with the aid of PSpice in the design stage and confirmed by measurements on the prototype. Temperature measurements have been performed on 1 kV FET modules under DC conditions and compared with temperatures under operating conditions to ensure that switching losses are acceptable. Results of various measurements are presented and compared with simulations.
I. Introduction
There is an application at TRIUMF for a kicker system operating with 9 k'V unipolar pulses at approximately 1 million pulses per second (referred to as 1 MHz in this paper) contiiiuous for a p -+ e conversion experiment ['] . The present proton beam from the 500 MeV cyclotron consists of pulses with a period of 43.4 ns and a width of 4 ns. The modulator specifications [l] call for a deflection voltage up to 10 kV, a pulse flat-top duration of 178 ns and a repetition rate of 922.6 kHz (23.065MHz/25) which is synchronized to the 23.065 MHz RF which drives the Dee-gap of the TRIUMF 500 MeV cyclotron. 'The rise and fall times (10 % +. 90 %) are not to exceed 40 ns. The deflector will consist of two plates, 1 m long, with a separation of 30 mm. The deflector plates will have an impedance of 100 a, and will be center fed to match the impedance of the storage cable.
Various versions of a prototype 1 MHz beam chopper were designed and built for the now defunct KAON Factory using 50 R energy storage cables to improve efficiency. A bipolar 15 kV pulser [6] was built in which rise and fall times of less than 40 ns were achieved. However the requirements for the present application are for a unipolar pulse pattern. In another versionl5I unipolar 7 kV pulses were generated at 1 MHz, using two 150 kW tetrodes in push-pull, and stored on a 50 R cable. However the rise arid fall times (-100 ns) were limited by the excessive stray capacitance of the tetrode driver circuit. A 6 kV 20 kHz FET p~l s e r [~]~[~]~[~* ] was designed, built and installed in the TRIUMF injection line in 1994. A FET pulser has a much reduced stray capacitance compared with the tetrode version and permits the storage of unipolar pulses on a cable without excessive power drain, while maintaining good rise and fall times. A new FET pulse generator has been developed which is based on previous TRIUMF designs: namely the 6 kV 20 kHz FET pulser and the 1 MHz beam chopper that was developed for the KAON Factory.
Design
The pulser consists of a high-voltage modulator installed in a large metal cabinet, incorporating two stacks of 1 kV modules operating in push-pull mode. Each stack has 14 FET modules in series. The high-voltage FET utilized in each module of the pulser is the APT1004RBN [8] . There is a single turn pulse transformer on each final stage module consisting of two series Amidon FT240-43L9] ferrite transformer cores. The pulser drives a low loss 50 R storage cable which serves as a broad band resonator. The storage cable also serves to transmit the voltage pulses to the deflector plates which will be installed in the cyclotron, thus keeping the sensitive electronics out of the high radiation environment in the cyclotron .vault. The operation of the pulser system was simulated extensively with PSpice[ll] for various circuit configurations before a feasible design could be foundi2].
The solid state modulator consists of a signal conditioner and three stages (see Figs. in referenceL2] ) to convert a 5 V, 23 MHz RF signal to 10 kV pulses at 922.6 kHz. The signal conditioner divides the frequency of the cyclotron RF signal by 25 to provide a TTL signal at 922.6 kHz. The first stage converts the TTL signal to 5A, 130 V to drive two second stages in parallel. The second stages each consist of two modules operating in push-pull, which are identical to the cards in the high voltage stacks except that there is one ferrite transformer core per card in the second stage and two ferrite transformer cores per card in the final stage. Each of the second stages convert the 130 V signal to 5 3 A at k500 V to drive the primary transformer windings of each of the two final stage stacks of high voltage FETs. The final stage generates a -10 kV pulse at the input to a 10 cm diameter low loss 50 Q coaxial storage cable. The remote end of the storage cable is an open circuit and the pulses are reflected back to the modulator. The length of the storage cable must be adjusted such that the returning pulses are properly timed with the modulator pulses to optimize the rise and fall times. The optimum operating frequency of the prototype is 924.8 kHz rather than 922.6 kHz due to the fixed length of the storage cable. A coaxial trombone will be installed in line with the storage cable to permit precise tuning relative to the cyclotron RF.
The two stacks of the final stage each consist of 14 modules. The 14 modules of the pull-up stack are labelled UP1 through to UP14 (see Fig. 1 of reference ['] ). UP1 is at the ground end of the stack, and UP14 is at the output end. The 14 modules of the pull-down stack are labelled DN1 through to DN14. DN1 is at the HVDC end of the stack, and DN14 is at the output end.
A grading resistor network connected between the drain and source of the APT1004 FET ensures that the DC voltage grading down the stack of FETs is adequate, A grading resistor of value 330 kQ (four series/parallel 330 kQ resistors, each of 2 W) provides adequate current (-2.2mA) for LEDs, which are connected in series with the DC grading resistors for diagnostic purposes (see Fig. [a]) of referenceF2]).
Provision has also been made on the PCB cards for high-speed fibre optic transmitters which could be used for diagnostic purposes.
Parasitic Capacitance
The parasitic capacitance of each module is comprised of several components. The predominant components being: the linearized drain-source capacitance of each APT1004, during pulsing, which is 90 pFL3], the capacitance between the primary and secondary of the pulse transformers, and the capacitance between the stacks and the cabinet. The parasitic capacitance significantly affects the transient voltage and power distribution down the high-voltage stacks as well as the rise and fall times of the pulses. The parasitic capacitance from each card to ground can result in a drain-source voltage at the output end of the FET stack that is more than 4 times larger in magnitude than that at the 'DC' end of the stack, if corrective measures are not taken ['] . The voltage transients in the stack are approximately equalized by connecting fast-grading capacitors with a range of values ( C f g ) between the drain and source of the APT1004 FET at each module. The calculated values of the fast-grading capacitors which would give good power distribution in the stacks are given in reference ['] . The fast grading capacitors vary from 6 pF to 206 pF.
In order to avoid excessive drain, current in the APT1004 FET during turn-on it is necessary to connect a fast-grading resistor (Rf,) in series with each fast-grading capacitor. The nominal value of this resistor is 200 ! J for levels 1 to 12 in both stacks. The commercial batch of resistors were sorted such that the resistance values decrease towards the output end of the stacks. The upper two modules have even lower valued fast-grading resistord2]. The fast-grading capacitor and a 9OW fast grading resistor are mounted adjacent to the corresponding PCB card and are electrically connected on the back-plane.
The size and geometry of both the FET modules and metal cabinet, which houses the FET stacks, were chosen such that the parasitic capacitance from each module to ground is reasonably low. The spacing of the modules within a FET stack is a compromise between the length of the stack, and hence the parasitic capacitance to ground, and the need to cool the modules and associated resistors, and electrically isolate the modules from one another. The approach utilized to estimate the total parasitic capacitance (Cstaeks) of the FET stacks to ground, was to determine the volume of both the stacks and cabinet, and then calculate the equivalent radii of spheres which have the same volumes. The total parasitic capacitance of the FET stacks, approximated as two concentric spheres, without the primary winding of the pulse transformers present, is then determined from:
where r1 and r 2 are the equivalent radii of spheres which have the same volume as the PET stacks and the ground planes inside of the metal cabinet, respectively.
In order to confirm that the approach proposed for estimating parasitic capacitance of the FET stack to ground was valid, Eqn. 1 was utilized to determine the total parasitic capacitance to ground, without the primary winding of the pulse transformers present, for the 6 kV[319[41 modulator: the total stray capacitance calculated from Eqn. 1 was only 7% (1.5pF) lower than measured.
The size of the metal cabinet which houses the FET stacks is quite large, such that the parasitic capacitance from each module to ground is a small fraction of the drain-source capacitance. The outside dimensions of conducting material of the two stacks is 0.25 m x 0.45 m x 0.70 m and thle approximate dimensions of the location of the ground planes which are close to the two stacks are 0.8 m x 1.7 m x 1.7 m. This leads to a calculated capacitance from Eqn. 1 of 44 pF or 1.6 pF per level, not including the capacitance through the transformer: a value of 1.5 pF pkr level was used in the PSpice simulatioins several months before the system was built. The capacitance to ground through the ferrite transformer c:ores was 0.75 pF12] per level for the PSpice simulations.
When the system was built the measured capacitance from the stacks to ground was 50 pF with all 28 modules shorted together and the primary transformer winding removed. Thus the calculated capacitance was only 10% lower than the measured capacitance. The capacitance measured with the primary transformer windings connected to ground is 67 pF. Thus the capacitance of the transformer windings adds 0.6 pF per module for a total capacitance of 2.2 pF per module. However since there is a re-distribution of the charge the actual capacitance through the transformer is slightly higher than 0.6 pF. 
IV. Heat Dissipation
The pulse generator has been tested at 925 kHz with pulsed voltages up to 10 kV. The rms current through the FETs, the fast grading components and the current limiting resistors is proportional to frequency and 0 The thermal properties of the FETs were determined under controlled DC operating conditions and are shown in Fig. 2 for a FET installed in the cabinet with the proper air flow (600'/min). The drain to source resistance was-measured as a function of power dissipation. The FET junction temperature was then determined from the temperature and current dependence of the drain to source resistance ['] and is shown in Fig. 2 as a solid line. The temperature of the drain was also measured as a function of FET dissipation and is shown in Fig. 2 The dielectric losses however, could be quite serious. When a pulse from the storage cable is imposed on the source of the FET a displacement current flows through the capacitance of the ferrite core, causing dielectric heating. In order to reduce this stray capacitance there are two ferrite cores in series. The largest dielectric losses occur in modules closest to the output end of the stacks and thus ferrites from the batch with the lowest losses were installed in these locations. The ferrites in module UP14 get much hotter than all of the other modules as shown in Fig. 4 . The heating on the UP14 ferrites was controlled by increasing the air flow in this region and also by electrically connecting an aluminum plate to the source of UP14 and msounting the plate over the ferrites. When the pliite is positioned correctly the electrical field distiribution above the ferrites is altered such that the displacement current through the ferrites is reduced. Fig. 4 shows the ferrite temperatures on each module after 20 minutes of 10 kV pulse operation. The maximum ferrite temperature was 97OC on UP14 and the next highest temperature was only 80°C. The Curie temperature for FT240 ferrites is 130°C which is well above the highest measured ferrite temperature for 10 kV pulse operation. In addition the temperature of the ferrite on UP14 is only 83OC for 9 kV operation which is the expected operating volt age. circuit end of the storage cable is shown in Fig. 6 . The pulse height is -10kV at 924.8 kHz, and the voltage probe was calibrated and the measured results were compared with measurements performed with a capacitive pickup and calibrated integrator ['] . The results of the two measurements were within 1 ns for the rise and fall time.
The measured rise and fall time of the pulse voltage is 38 ns and is virtually independent of flat-top duration in the range from 5011s to 500ns. 
VI. Conclusion
A pulse magnitude of 10 kV has been obtained in a prototype pulser at a frequency of 924.8 kHz with rise and fall times of 38 ns at the open circuit end of a low loss 50 ! 2 coaxial cable. Measurements on the basic 1 kV FET module at 1 MHz as well as calorimetric measurements on the FET modules agree' with PSpice calculations for the power dissipation, which is within the specifications of the FETs. The measured voltage grading is also in excellent agreement with the PSpice predictions. The storage cable improves the rise and fall times of the pulses [2] . The system will be connected to a set of deflector plates installed in the TRIUMF cyclotron for beam tests later this year.
